
Manoj Kumar Baskaran
Engineering Manager at Ampere Computing Former SoC Design Verification Engineer at Intel Corporation Former Graduate student at Texas... | Folsom, California, United States
*50 free lookup(s) per month.
No credit card required.
Manoj Kumar Baskaran’s Emails ma****@am****.com
Manoj Kumar Baskaran’s Phone Numbers No phone number available.
Social Media
Manoj Kumar Baskaran’s Location Folsom, California, United States
Manoj Kumar Baskaran’s Expertise Engineering Manager at Ampere Computing Former SoC Design Verification Engineer at Intel Corporation Former Graduate student at Texas A&M University specialized on Digital VLSI and Computer architecture: CGPA - 4.0/4.0 Specialties: SoC Design Verification, Digital VLSI Design, Computer Architecture, Analog Electronics,Digital Signal processing Engineering tools - DVE, VCS, JasperGold, Cadence virtuoso, Design Vision, PrimeTime, Simplescalar, Gem5, PSPICE, Synopsys tool(IC Compiler), MATLAB, OpenCV, Hardware Description languages: System Verilog, OVM, Verilog, Tcl-Tk, PERL, VHDL, 8085, 8051, 8086 assembly languages Computer skills - Tcl/Tk, Verilog, VerilogA, Verilog AMS, SystemC, C, C++, Linux, UNIX, Windows, Microsoft Office Opportunities- =========== At this time, I’m not interested in any contract positions, and I’d appreciate if you don’t contact me related to any.
Manoj Kumar Baskaran’s Current Industry Ampere
Manoj
Kumar Baskaran’s Prior Industry
College Of Engineering Guindy Chennai
|
Indian Institute Of Technology Madras
|
Texas A And M University
|
Dept Of Computer Engineering
|
Intel
|
Ampere
Not the Manoj Kumar Baskaran you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Ampere
Engineering Manager/ Sr. Principal Engineer
Tue Aug 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Ampere
Principal Verification Engineer
Mon Nov 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Aug 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Soc Design Verification Engineer
Fri Feb 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Nov 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Physical Design Intern
Tue May 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Aug 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Dept Of Computer Engineering
Researcher
Sun Jan 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue May 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Texas A And M University
Research Assistant
Thu Sep 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue May 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Texas A And M University
Graduate Student
Mon Aug 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Dec 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Indian Institute Of Technology Madras
Hardware trainee
Sat May 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Aug 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
College Of Engineering Guindy Chennai
Bachelor of Engineering
Wed Aug 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun May 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)